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Abstract
The goal of this LDRD project was to evaluate the possibilities of utilizing Stochastic resonance in micromechanical sensor systems as a means for increasing signal to noise for physical sensors. A careful study of this field reveals that in the case of a single sensing element, stochastic resonance offers no real advantage. We have, however, identified a system that can utilize very similar concepts to stochastic resonance in order to achieve an arrayed sensor system that could be superior to existing technologies in the field of inertial sensors, and could offer a very low power technique for achieving navigation grade inertial measurement units.
INTENTIONALLY LEFT BLANK
State of the art micromachined accelerometer systems have achieved noise floors of 1.6pgldHz for frequencies above lkHz [ 11. The noise performance of these accelerometer microsystems is dominated, particularly at low frequencies, by the electronic circuits used to interface to the sensor. For a given bandwidth, the sensitivity of an accelerometer can be improved by increasing the mass, where the Brownian noise floor of the device is proportional to l/dm and m is the mass. As in the example above, this technique limits when the circuit noise floor is reached, which is particularly detrimental at low frequencies where ]&noise is dominant. The following presents a technique for detection of sub-Brownian noise floor accelerations using arrays of digital accelerometers. Quantizing the signal in the mechanical domain eliminates the noise floor limitations imposed by the readout circuitry and allows detection of sub 5OngldHz accelerations. In particular, the low frequency performance is not limited by circuit 1 4 noise. The small size, low power consumption, and superior low frequency performance of digital accelerometer arrays makes them particularly suited to applications such as distributed seismology.
A surface micromachined accelerometer is shown in fig. 1 , where the spring constant can be controlled via the drive electrodes. Typically, the noise floor is determined by the minimum detectable displacement of the proof mass which can be sensed capacitively, optically, using piezoresistors, or by other means. In a digital accelerometer, if the input acceleration plus noise is below a specified threshold, then the output of the accelerometer is a logic 0. If the acceleration plus noise exceeds the threshold, the output is either a logic 1 or -1 depending on the direction of the acceleration. The threshold levels can be controlled via a dc voltage between the drive electrodes and the proof mass shown in fig. 1 . A single digital accelerometer thus achieves a resolution of 1.58bits or a SNR of 4.77dB. A block diagram describing this system is shown in fig. 2 . The threshold setting feedback voltage is applied periodically here, effectively implementing a 1.58bit track and latch comparator.
While a single digital accelerometer may not seem to be of much use (accept in gswitch applications such as package monitoring and other shock thresholding devices), an array of these accelerometers is practically capable of quantizing sub-Brownian noise floor accelerations to 8bits of resolution or a SNR of 24dB using 33,000 parallel devices. Supratheshold stochastic resonance [2,3] is used here to detect signals that would otherwise be buried in the noise. Consider the array of digital accelerometers shown in fig. 3 , where the noise of each device is uncorrelated. If the input is noiseless, Anoise = 0, then all devices switch in unison and the resolution is 1.58bits regardless of the number of devices. Noise serves to distribute the thresholds, thus increasing the bits of resolution. For a large number of devices, N, thresholds near *(omm)/3, and an input signal-to-noise ratio near unity [3] , the information can be expressed as [2] I(bits) = 0.510g2 (2N+l) where om, is the total variance of the input signal plus the Brownian noise of a single accelerometer. For a lbit digital accelerometer, increasing the number of devices by a factor N has the same effect on the noise floor as increasing the total mass of a traditional accelerometer [ 11 by a factor of N, which is not surprising. The advantage here is that the signal is quantized in the mechanical domain and thus is immune to circuit noise. While N readout circuits are necessary, the power consumption and complexity of these circuits is greatly reduced because the noise of these circuits does not affect the overall SNR and digital circuits can be used. As shown in fig. 1 , the dimensions of a single accelerometer can be quite small, easily allowing the integration of tens of thousands of such devices. The yield, reliability and reproducibility of massively parallel accelerometer microsystems will also be superior to traditional micromachined accelerometers as the failure or degradation of one digital accelerometer does not significantly affect the performance of the overall system.
A simple example of a digital accelerometer is shown along with readout circuitry in fig. 4 . The threshold of the accelerometer is controlled via the pulsed voltage on the proof mass. Because of the nonlinear voltage to displacement equation governing the location of the proof mass with respect to the fixed readout electrodes, the device will sharply pull-in to one of the fixed electrodes if the input acceleration plus the Brownian noise of the device exceeds the threshold. This is subsequently sensed by the inverters and a subtraction of the two inverter outputs yields a 1.58bit digital signal. Notice that low noise readout circuits are not necessary and that the signal is already quantized, negating the need for analog-to-digital converters following the readout circuitry. The majority of the power dissipated is the energy necessary to charge and discharge the capacitance of the fixed electrodes, which is equal to
where Vis the bias voltage used to control the thresholds, C is the capacitance associated with one of the fixed electrodes, andfis the data acquisition rate in Hz. Since the signal is uniformly distributed and the thresholds are at * d 3 , the output only latches 2/3 of the time. It is interesting to note that the power consumption decreases linearly with the maximum signal frequency of interest. This is not the case is traditional accelerometers. In fact, detecting accelerations below 1kHz requires more power because the Iynoise contributions of the readout circuitry must be reduced. A typical 8-bit accelerometer system requiring 33,000 devices, operating at 5 volts, with a capacitance per device of 1pF and a bandwidth from DC to 1kHz would consume 0.55mW of power. This reduces to 550nW if the maximum signal frequency of interest is lHz, which is in the range of current power scavenging technology. Other readout techniques are also possible. By combining the deformable optical grating structures reported in [5, 6] with a CCD or other dense imager, millions of these accelerometers may be able to be operated in parallel. Given that 5Megapixel CCDs are now available, a resolution of nearly12bits or a SNR of 36dB may be achievable. 
